This paper presents a Hopfield-type neural network approach which leads to an analog circuit for implementing the bit-level transform image. Different from the conventional digital approach to image coding, the analog coding system would operate at a much higher speed and requires less hardware than digital system. In order to utilize the concept of neural net, the computation of a two-dimensional DCT-based transform coding should be reformulated as minimizing a quadratic nonlinear programming problem subject to the corresponding 2's complement binary variables of 2-D DCT coefficients. A novel Hopfield-type neural net with a number of graded-response neurons designed to perform the quadratic nonlinear programming would lead to such a solution in a time determined by RC time constants, not by algorithmic time complexity. A fourth order Runge-Kutta simulation is conducted to verify the performance of the proposed analog circuit. Experiments show that the circuit is quite robust and independent of parameter variations and the computation time of an 8 x 8 DCT is about Ins for RC = lo-'. In practice, programmable hybrid digital-analog MOS circuits are required to implement the neural-based DCT optimizer. The circuit techniques are based on extremely simple and programmable analog parameterized MOS modules with such attractive features as reconfigurability, input/output compatibility, and unrestricted fan-in/fan-out capability.'
Introduction
The goal of transform image coding is to reduce the bit-rate so as to minimize communication channel capacity or digital storage memory requirements while maintaining the necessary fidelity of data. The discrete cosine transform (DCT) has been widely recognized as the most effective among various transform coding methods for image and video signal compression. However, it is computationally intensive and is very costly to implement using discrete components. Many investigators have explored ways and means of developing high-speed architectures [l], [2] for real-time image data coding. Up to now, all image coding techniques, without exception, haven been implemented by digital systems using digital multipliers, adders, shifters, and memories. As an alternative to the digital approach, an analog approach based on a Hopfield-type neural networks [3] , [4] is presented.
Neural network models have received more and more attention in many fields where high computation rates are required. Hopfield and Tank [3] , [4] showed that the neural optimization network can perform some signal-processing tasks, such as the signal decomposition/decision problem. Recently, Culhane, Peckerar, and Marrian applied their concepts to discrete Hartley and Fourier transforms. They demonstrated that the computation times for both transforms are within the RC time constants of the neural analog circuit.
In this paper, a neural-based optimization formulation is proposed to solve the two-dimensional (2-D) discrete cosine transform in real 'This study was supported, in part, by the National Science Council, Republic of China, under contract number: NSC 8CL0404-E009-77 time. It is known that the direct computation of a 2-D DCT of size L x L is to perform the triple matrix product of an input image matrix and two orthonormal base matrices. After proper arrangements, the triple matrix product can be reformulated as minimizing a large-scale quadratic nonlinear programming problem subject to L x L DCT coefficient Variables. However, a decomposition technique is applied to divide the large-scale optimization problem into L x L smaller-scale subproblems, each of which depends on its corresponding 2-D DCT coefficient variable only and then can be easily solved. In order to achieve the digital video applications, each 2-D DCT coefficient variable should be considered in the 2's complement binary representation. Therefore, each subproblem has been changed to be a new optimization problem subject to a number of binary variables of the corresponding 2-D DCT coefficient. Indeed, the new optimization problem is also a quadratic programming with minimization which occurs on the corners of the binary hypercube space. This is identical to the energy function involved in the Hopfield neural model [3], [4] . They showed that a neural net has associated with it an "energy function" which the net always seeks to minimize. The energy function decreases until the net reachs a steady state solution which is the desired 2-D DCT coefficient. The architecture of the neural net designed to perform the 2-D DCT would, therefore, reach a solution in a time determined by RC time constants, not by algorithmic time complexity, and would be straightforward to fabricate.
Since MOS circuits have the attractive features such as reconfigurability, input/output compatibility, and unrestricted fan-in/fan-out capability, we proposed an novel hybrid digital-analog neural network in MOS technology. This network includes compact and electrically programmable synapses and bias using the analog parameterized MOS modules. More details about the MOS realization will be discussed in section four.
An Optimization Formulation for The Transform Image Coding
The Discrete Cosine nansform (DCT) is an orthogonal transform consisting of a set of basis vectors that are sampled cosine functions. A normalized Lth-order DCT matrix U is defined by
where UT is the transpose of U and X is the given image data block of size L x L (typical 8 x 8 or 16 x 16).
Traditionally, the resultant matrix in the transform domain Y may be obtained by a direct implementation of (2) To reduce the complexity of performing the optimization problem in (5), 11A112 can be rewritten in the following form:
Observing (6), it should be noted that the second term of the right-hand side of (2) is constant and the components involved in the summation of the first term are independent each other. Therefore, the minimization problem in (5) could be divided into L2 subproblems as follows:
Indeed, Equation (7) can be expanded and rearranged in the scalar form This decomposition approach provides us with a technique to divide a large-scale optimization problem into a number of smaller-scale subproblems, each of which can be easily solved.
Due to the requirement of many digital video applications, each yij is quantized into ci, which can be represented by the 2's complement code as follows:
where s$) is the p t h bit of cij which has a value of either 0 or 1, s:;*j-') is the most significant bit (MSB), S $~* J ) is the least significant bit, and
is the sign bit.
Substituting (9) into (8), one may obtain the new minimization problem subject to the binary variables; s$', -ni, I p 5 mij, that is,
In the following section, a novel neural-based optimizer is proposed to solve the above minimization problem in order to meet the real-time requirement of many digital video applications.
A Neural-Based Optimization Approach
Artificial neural networks contain a large number of identical computing elements or neurons with specific interconnection strengths between neuron pairs [3], [4] . The massively parallel processing power of neural network in solving difficult problems lies in the cooperation of highly interconnected computing elements. It is shown that the speed and solution quality obtained when using neural networks for solving specific problems in visual perception [5] and signal processing [6] make specialized neural network implementations attractive. For instance, the Hopfield network can be used as an efficient technique for solving various combinatorial problems [7] by the programming of synaptic weights stored as a conductance matrix. Electrically, Tp9uq might be understood to represent the electrical current input to neuron p due to the present potential of neuron q. The quantity Tp9 represents the finite conductance between the output uq and the body of neuron p. It would also be considered to represent the synapse efficacy. The term -up/R is the current flow due to finite transmembrane resistance R, and it causes a decrease in up. Ip is any other (fixed) input bias current to neuron p. Thus, according to ( l l ) , the change in up is due to the changing action of all the Tp9uq terms, balanced by the decrease due to -up/R, with a bias set by Ip.
Hopfield and Tank Under these conditions the stable states of the network correspond to those locations in the discrete space consisting of the 2" corners of this hypercube which minimize E.
To solve the minimization problem in (10) by the Hopfield-type neural network, the binary variables s$) should be assigned to their corresponding potential variables up with n (= mij + nij + 1) neurons.
Truly, the computational energy function Eij of the proposed network for yij may be identified as IlAijll" in (10). However, with this simply energy function there is no guaranttee that the values of will be near enough to 0 or 1 to be identified as digital logic. Since (10) contains diagonal elements of the T-matrix are nonzero, the minimal points to the llAij112 (10) will not necessarily lie on the corners of the hypercube, and thus represent the 2's complement digital representation. One can eliminate this problem by adding one additional term to the function IlAi,l12. Its form can be chosen as
The structure of this term was chosen to favor digital representations.
Note that this term has minimal value when, for each p, either st' = 1 or s$) = 0. Although any set of (negative) coefficients will provide this bias towards a digital representation, the coefficients in (13) were chosen so as to cancel out the diagonal elements in (10). The elimination to diagonal connection strengths will generally lead to stable points only at corners of the hypercube. Thus the new total energy function EiJ for yij which contains the sum of the two terms in (10) and (13) Both synapse weights and bias should be programmable in order to capture the information from the data set. Several researchers address the issues of programmable neurons. One VLSI chip from Intel [E] was implemented fully analog circuity operating in a deterministic manner, while another chip (91 was implemented with fully digital circuits operating in a stochastic manner. In this paper, an novel hybrid neural circuit including compact and electrically programming synapses and bias is described. The circuit techniques are based on extremely simple and programmable analog parameterized MOS modules with such attractive features as reconfigurability, input/output compatibility, and unrestricted fan-in/fan-out capability.
Before introducing the design of reconfigurable hybrid neural chip, several arrangements should be considered in the expressions of both synapse weigh qi and bias 12 as follows: contains n(n -1)/2 analog multipliers, each of which has a prescribed operand that is independent of the index (i, j ) . The implementation of analog multiplier is suggested to employ the MOS modified Gilbert transconductance multiplier (or four-quadrant multiplier) [lo] illustrated in Fig. 5 , which has a wide range of both stabitity and linearity. Since each prescribed operand 2p+q-Zm.j is power of two, another solution to implement the evaluations of T-matrix can use the shift registers instead of the analog multipliers. Similarly, two linear analog multiplier arrays are used to determine Il2's and I2;. '3' s based on the computed values cj and 6, from the previous modules. After analog additions, the resultant IF = 11; + I2;, -nij 5 p 5 mij would be then pumped into the neural network. The synaptic weights and bias from a digital register file are converted to analog form through an evaluator module and then written on the storage capacitors or analog DRAM-type storage (111 inside the Hopfield neural network selected by the address decoder. The circuit schematic of a Hopfield neural network is shown in Fig. 4 . The neurons are realized by simple CMOS double inverters which are interconnected through the n (= mi, + nij + 1) vector multipliers. The transfer function of the double inverter is identified as the montonically increasing sigmoidal function, g,(X,u,). Each multiplier illustrated in Fig. 6 implements the scalar vector productor of the vector of neuron outputs (sf])'s) and the vector of the synaptic weights. For a network of n neurons, there are n such scalar productors. Each scalar product is achieved using only one operational amplifier and 4(n + 1) MOS transistors for 2n-tuple vector inputs resulting in an economic and attractive analog MOS VLSI implementation. Using depletion transistors, gates of MOS transistors can be connected to ground resulting in a special case of the vector multiplier which allows the multiplication of voltages that are referred to ground. Positive or negative grounded voltage levels can be assigned to synaptic weights, 
Illustrated Examples
To examine the performance of the neural-based analog circuit for computing the 2-D DCT transform coding, an often used 8 x 8 DCT will be considered in our simulation since it represents a good compromise between coding efficiency and hardware complexity. In order to obtain the size (= n) of neural network required for computing its corresponding DCT coefficient, it is necessary to calculate their respective dynamic range and to take into account the sign bit. To achieve this purpose, the range of each DCT coefficient can be determined by generating random integer pixel data values in the range 0 to 255 through the 2-D discrete cosine transform. For example, the range of yo0 is from -1024 to 1023. Therefore, moo is identified as 11, that is, 10 bits are for the magnitude of yo0 and 1 bit is for sign. As a result, the corresponding m,> for each DCT coefficient y,, is illustrated in Table 1 . Another important parameter required in determining the size is n,, which depends on the required accuracy and the tolerable mi* match in the final representation of the reconstructed video samples. The analysis of the accuracy and mismatch involved in the finite length arithmetic DCT computation has been discussed in [l] , [2] . Based on their results and the consideration of feasibe hardware implementation, the number of bits (or size of neural network) involved in each DCT cosfficient is set to be 16. Then, nV would be equal to (15 -m,,) , for example, no0 = 5. The above skggestion seem quite reasonable for improving the accuracy of a particular y,, which has a small dynamic range.
We have simulated the DCT-based neural analog circuit of equation ( l l ) , using the simultaneous differential equation solver (DVERK in the IMSL). This routine solves a set of nonlinear differential equations using the fifth-order Runge-Kutta method. It is known that the converge time for neural network is within RC time constant. We used three different RC time constants, RC = lo-'' (R = l k R , C = O.OlpF), RC = (R = lkR, C = IpF) and all amplifier gains X,'s are assigned to be 100 in our experiments, and ran simulations on a SUN workstation. The test input pixel data Z ,~' S are illustrated in Table 2 
Conclusion
The computation of a 2-D DCT-based transform coding has been shown to solve a quadratic nonlinear programming problem subject to the corresponding 2's complement binary variables of 2-D DCT coefficients. A novel Hopfield-type neural analog circuit designed to perform the DCT-based quadratic nonlinear programming could obtain the desired coefficients of an 8 x 8 DCT in 2's complement code within Ins with RC = lo-'. In addition, a programmable analog MOS implementation provieds a flexible architecture to realize the DCT-based neural net.
